perimeter array (wire bond). Even though current wire bond pitches are tighter than flip chip pitches, the geometry dictates that higher I/O devices are able to fit into smaller die. Since smaller die gives lower cost, this factor can be significant. Second, the wire-bonded device needs a peripheral area around the die for the wires to attach to the substrate. Thus the actual package size can be smaller for flip chip. In fact, as I/O increases, another problem develops: the second bond (substrate bond) pitch must also shrink else the wires become unacceptably long. Thus a trade-off develops between wire length and second bond pitch. For high I/O devices, there is no middle ground that allows reasonable manufacturing yield.
The second trend, migration from FC-CBGA to FC-PBGA, also has several factors. For applications which run under harsh operating conditions, solder joint life is very important. The coefficient of thermal expansion (CTE) match between the organic substrate and the system board (or module) minimizes strain on the solder joints. Thus a typical device on an organic substrate will last 3-5 times longer than on a ceramic substrate.
Also, organic substrates have intrinsically better electrical performance than the ceramics, due to the lower resistance of the copper conductors, and lower dielectric constant of the insulation layers. 
Example of Build-up Technology Use
A top view of a typical package is shown in Fig .3 This device is a high-speed chipset. 
Technology Challenges
The primary concern for build-up substrates, and FC- 
